PoP (Package on Package) structures have been used widely in digital consumer electronics products such as digital still cameras and mobile phones. However, the final stack height from the top to the bottom package for these structures is higher than that of the current stacked die packages. To reduce the height of the package, a flip chip technology is used.
Introduction
PoP [1] is an emerging technology intended to replace the wire-bonding stacked die technology. [2] It has been widely used in digital consumer electronics products such as digital still cameras and mobile phones. One of the disadvantages of PoP is that the final stack-up-height, from the top to the bottom of the package, is greater than that for the stacked die packages. For this reason, Flip-ChipPoP, in which the flip chip technology is used for the bottom package, became popular. Since the die of the bottom packages in PoP is designed for the wire-bonding technology, the I/O pads are located on the periphery of the die with a fine-pitch, such as 80 μm or less. A number of flip chip interconnection methods are available in the industry, but only few technologies are dedicated for ultra-fine-pitch flip chips on organic substrates. The technology widely used in Japan for digital still cameras and mobile phones is Au stud-solder interconnections. [3] However, this technology is high-cost, low-throughput and not SMT compatible.
There are three known drawbacks for this technology. technology is needed to extend the standard C4 technology that was introduced by IBM in the early 1960s for its SLC (Solid Logic Technology). The C4 technology is a high-throughput flip chip technology and is still widely used for CPUs in PCs and games. However, this technology is normally used for the systems having bump pitch of greater than 150 μm and is not suited for the fine-pitch applications. In the fine-pitch systems, the space between the die and the substrate becomes narrow which can cause solder bridges in the C4 technology because of the collapsing of the bumps. The underfill insertion is also difficult for narrow spaces. Figure 1 shows a solder-resist opening for flip chip pads. The individual window design helps control the collapse of the solder bumps during reflow, but this design cannot be used for fine-pitch systems because of the alignment limitation in organic substrate manufacturing. Since the slit window design in organic substrates must be used for fine-pitch flip chip interconnections, it is difficult to control the collapse of the standard C4 solder bumps. As the space between bumps narrows, the possibility of solder bridges increases. To address these problems, we developed a new interconnection method, C2. [4, 5] Figure 2 shows the C2 bump structure. This structure is based on electroplated Cu pillar bumps and Sn-Ag solder. The use of the Cu pillars makes the C2 technology suitable for ultra-fine-pitch flip chip interconnections: less control of the collapse of the solder bumps is required as compared to the C4 process. The C2 is a mount-and-reflow method with non-clean process. It thus has a short processing time and does not require any expensive equipment or the pre-solder on organic substrates. It uses Al pads designed for wire-bonding methods so that one can make the most of the existing infrastructure. The C2 structure is prepared as follows. The bump processing cleans the Al pads with back-sputtering and sputtering of a plating base of Ti and Cu as the UBM (Under Bump Metal). The photo-resist is applied, exposed, and developed. Next, Cu pillars are electroplated, followed by Sn-Ag solder electroplating, and then the photo-resist is removed. Finally the plated base is selectively removed.
Cu pillars do not melt during reflow, so the spaces between the die and the substrate is maintained. The process flow is very simple. First, a special flux which does not need to be cleaned away afterwards, is applied to the die or the substrate. Then the die with the solder-capped Cu pillar bumps is aligned with the substrate, and the solder joints are all formed simultaneously using reflow, similar to the standard C4 and SMT process. This means that the flip The process time of the flip chip bonding is less than 2 seconds including the alignment and mounting. This is much shorter than for Au stud-solder method and reduces the equipment costs. Table 1 shows the pros and cons of the C2 and Au stud-solder interconnections.
Experimental

Test vehicle description
Test vehicle description for C2 interconnection
Test vehicle chips with two different pitches are prepared: 80 μm and 50 μm. The numbers of bumps are 328 and 544, respectively. The test vehicle chips can be used for both TC tests and THB (Thermal Humidity Bias) tests.
We designed two types of test vehicle substrates for each test vehicle chip. One type is for TC tests, and the other type for THB tests. The sizes of dies for both 80 μm and 50 μm are 7.3 mm square. The die has one Al metal layer and SiO/SiN passivation and PI coated with non low-k insulator. The UBM is sputtered on the silicon wafer and then the photo-resist is applied, exposed, and developed to create the UBM opening within the underlying aluminum pads. After this, copper followed by Sn-2.5Ag solder are Fig. 4(b) . OSP is applied to the exposed Cu trace lines to prevent oxidation of Cu. In addition to non low-k device test die, the low-k device test die was prepared. The low-k device test die is 6.1 mm square with the C2 bumps. Each C2 bump consists of a Cu pillar (25 μm height) and Sn-2.5Ag solder (20 μm height) with 560 staggered bumps in a 60 μm pitch peripheral layout. The test vehicle fabrication flow is shown in Fig. 7 . Au stud bumps are interconnected to the flip chip pads on the substrate,which are pre-coated with Sn-3.5Ag solder, using the thermal-compression bonding technique. Then a capillary underfill resin is filled and cured.
Die thinning process for C2
Improved wafer thinning is making semiconductor packages thinner. In recent years, by using the wafer back side grinding process and WSS (Wafer Support Systems), the wafers in the semiconductor packages can be thinned Fig. 7 Au stud-solder interconnection technology. Table 2 shows the silicon thicknesses after PEG processing. The results before process improvement show a large variation in thickness. Since the accuracy of the grinding tool itself is under few microns, the thickness variations are likely caused by the substrate thickness variations and tape deformations from the pressure of the grinder during the thinning. This method is strongly dependent on the substrate thickness variation. Normally the substrate thickness variation is ±10% of the total thickness. For a 300 μm-thick substrate, the variation is ±30 μm.
It is clear that this method does not work for ultrathin die of thickness less than 100 μm.
In order to improve the PEG process, the products are fixed to a glass plate with a liquid type adhesive, as shown in Fig. 10 . Since the variation of the substrate thickness is absorbed by this liquid adhesive, the distance between the glass top and the die top surface of each product can be kept at the same value. Therefore the die thickness can be controlled very precisely. Also, this method can mask not only the variations of substrate thickness, but also the vari- ations of joint height. The results of this improved method also appear in Table 2 . As shown in the table, the span of the silicon thickness differences of 29 μm in the first experiment was reduced to 5.4 μm using this improved method. Figure 11 shows a cross-section of the 20 μm-thick silicon die flip chip interconnections. This technique was used to evaluate the C2 flip chip interconnection with ultra-thin die.
Reliability assessments
After the assembly process, TC tests, THB tests, High
Temperature Storage (HTS) tests, and electromigration (EM) reliability test were performed to evaluate the reliability of solder micro bump interconnection on an organic substrate. The conditions for a series of reliability tests are shown in Table 3 . The test vehicles described in section 1
were used for the tests. Before performing these tests, the pre-conditioning tests of JEDEC Level-3 were performed (125°C bake for 24 hours, 30°C at 60%RH for 192 hours, and 3 times at 260°C peak reflow). The electromigration tests were performed using constant current power supplies. The test vehicle substrate shown in Fig. 12 has a daisy chain which contains an Al wiring on the die, a Cu wiring on the substrate, and the C2 flip chip connection between the die and the substrate. A DC current was applied at the ends of the daisy-chain as shown in Fig. 12 .
The test vehicles were placed into the ovens set at differ- the volumetric contraction of the solder. As a result of the experimental data, the shrinkage voids are strongly dependent on the substrate warpage.
Reliability test results
Long term thermal cycle test and high temperature storage test analysis
A series of reliability tests results are shown in Table 5 .
At first the test results using the bare dies with a thickness of 725 μm (without back grinding) are described. Later we will discuss the reliability tests for the samples using ultrathin dies. All the tested C2 samples passed TC of 2,500 cycles, THB of 1,500 hours and HTS of 1,500 hours, as shown in Table 5 to the IMC growth is calculated to be very small. [10] We also performed TC test (-55°C to +125°C 2 CPH) up to 2,500 cycles on 80 μm pitch test vehicle using substrates which had a large warpage to evaluate the effect of solder shrinkage on the reliability. Before performing these tests, pre-conditioning tests of JEDEC Level-3 were performed.
The resistance increase during the test was within 1%.
Some IMC growths were observed after the test, but the degree of solder shrinkage was almost identical before and after the reliability test as shown in Fig. 22 .
On the other hand, Fig. 23 shows Au or solder, connected together and created a crack like void whose length is over 80% of the joint length during the 1,500 hours of HTS test. Some reliability concerns on the packages using Au stud bumps were identified for the high temperature storage condition. In contrast, no significant increase in electrical resistance or the damages have been observed after the TC or the HTS tests for the C2 samples.
The results confirm that the C2 flip chip technology provides robust low-cost solder connections.
C2 reliability on a low-k TEG
With continuing CMOS (Complementary Metal Oxide
Semiconductor) scaling, the use of low-k dielectric materials is becoming the trend to reduce RC delays. However, the low-k dielectric materials have low elastic modulus and are brittle. Combined effects of large die size and finer bump pitch makes the Pb free solder-capped Cu pillar structures on low-k dies to be challenging. It is therefore important to study the chip-package interaction closely to improve the overall robustness of low-k packages. In this Fig. 23 Monitoring results of the increase in relative resistance after TC and HTS test for Au stud-solder interconnections. Our next tests will be an evaluation of the C2 bump structures on a larger die.
Cu pillar-solder structure with ultra thin die
The same test vehicles as noted in test vehicle section were used for this evaluation. Only TC tests (-40°C to +115°C, 2 CPH) were done with the thin dies. were very stable and the ratio of increased resistance was less than 2% over 8,500 cycles as shown in Fig. 26 . One of the concerned failure modes for such thin dies was a die crack due to PEG process. However, there were no failures of that mode. This reliability test results in confirming that "when a die is thin, the strain on its joints is small".
Structure analysis on the low-k stress and the solder joint strain
FEM simulation was performed to investigate the effect of the die thickness on the substrate warpage and the solder joint strain over the temperature range from 220°C to -55°C. Figure 27 shows the maximum substrate warpage is 87 μm for a die thickness of 725 μm and 437 μm for a die thickness of 50 μm. When the die is thick, the hard silicon limits the warpage of the substrate. Conversely, when the die is thin, it cannot resist warping of the substrate and To study the effect of Cu pillar to solder height ratio on low-k stress and solder joint strain, the simulation was conducted by the FEM model which had no underfill material over the temperature range from 220°C to 25°C. Figure 28 shows that the lower Cu pillar height is suitable for the low-k stress reduction. From the electromigration point of view, the Cu pillar is beneficial for solder electromigration lifetime improvement. So it is important to determine the Cu pillar height considering both the low-k stress and the electromigration performance.
Electromigration
Electromigration test results
During the electromigration test, the electrical resistance variation was monitored in-situ using test vehicles.
The variations of electrical resistance during the test were less than 1% for all the samples as shown in 
Conclusions
The C2 using the solder capped Cu pillar bumps is a flip chip interconnection method designed for the wire-bonding technology with a pitch of 50 μm or larger. Since the process is C4 and SMT compatible, it is an inexpensive method and the current C4 and SMT infrastructures can be utilized. Many voids in the solder joint at the chip edge were observed after the reflow process. These voids are supposed to be the shrinkage voids caused by the wide range of the solder liquid phase and the substrate warpage. Since they are not the stress induced voids, it was confirmed that they didn't affect the reliability test. The C2 interconnection resistance increase after the thermal cycles and high temperature storage is quite small compared to Au stud-solder interconnections. Also the C2 structure was evaluated for a low-k device and no failures were observed at 1,500 cycles in the thermal cycle test.
The electromigration tests showed that the C2 structure has high endurance against electromigration and no fail- [12] which is the interaction between the semiconductor package stresses and the semiconductor device, becomes more important and the flip chip interconnection structure and its joint material optimization must continue to be discussed for the future more complicated packaging such as 3D-IC.
